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Abstract
The power of real-time Turing machines using sublinear space is inves-
tigated. In contrast to a claim appearing in the literature, such machines
can accept non-regular languages, even if working in deterministic mode.
While maintaining a standard binary counter appears to be impossible
in real-time, we present a guess and check approach that yields a binary
representation of the input length. Based on this technique, we show
that unary encodings of languages accepted in exponential time can be
recognized by nondeterministic real-time Turing machines.
1 Introduction
From one of the earliest papers on computational complexity [SHL65], it is
known that there are lower space bounds for accepting non-regular languages.
In the case of deterministic two-way machines space proportional to log logn is
required, while for one-way machines the bound is logn. An interesting claim
of a stronger gap for real-time machines appears in [Bru10], namely that even
nondeterministic machines of this kind require linear space for accepting non-
regular sets. In contrast to this claim we show here that deterministic real-time
Turing machines can accept non-regular languages in sublinear space. While
it seems impossible to count in a standard way with a real-time machine, we
develop a counting technique for nondeterministic real-time Turing machines
such that they have access to a binary representation of the input length before
having consumed more than half of their input. We use this technique for a
general result about single-letter languages acceptable by nondeterministic real-
time Turing machines. A consequence of this result is that the primes in unary
can be accepted by nondeterministic real-time Turing machines disproving a
conjecture appearing in the literature.
2 Discussion of Bruda’s Model
The definition of Turing machines given in [Bru10] deviates in several ways
from the definition of classical papers like [BG70]. There is a single halt state
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h (in comparison to a set of such states in [BG70]) and no transition from this
state is possible. More significant is the fact that the definition of acceptance
in [Bru10] is independent of the contents of input- and work-tapes. A conse-
quence of this aspect of its formal definition is that a Turing machine working
in real-time accepts any extension of a shorter accepted input, since an accept-
ing configuration is reached on the longer input string as well. In particular,
every single-letter language accepted by machines of this kind is either empty
or co-finite and thus regular. While this does not contradict Bruda’s claim that
languages accepted by real-time Turing machines in sublinear space are regular,
we will now present a language accepted in real-time and O(
√
n) space. Let
the set of states of the real-time Turing machine Ms with one input-tape and
one work-tape be K = {q0, q1, q2, q3} with q0 the initial state. The alphabet
is Σ = {#, a, 0, 1} (where # is the blank) and the transition function mapping
K × Σ2 to (K ∪ {h})× {R,L,N}2 × Σ2 is given by
δ(q0, a,#) = (q1, R,R, a, 0)
δ(q0, a, 0) = (q0, R,R, a, 0)
δ(q1, a,#) = (q2, R, L, a, 0)
δ(q1, b,#) = (h,R, L, b, 0)
δ(q2, a, 0) = (q2, R, L, a, 0)
δ(q2, a,#) = (q3, R, L, a, 0)
δ(q3, a,#) = (q0, R,R, a, 0)
δ(q3, b,#) = (h,R, L, b, 0)
The recognition of perfect squares is based on the well-known sum of the first
k odd numbers:
k−1∑
i=0
2i+ 1 = k2
Machine Ms marks successively segments of the tape having odd lengths. For
a prefix anb with n = k2 it will sweep over a segment with 2k − 1 cells while
reading an and mark an additional cell for the b. For n strictly between perfect
squares no additional spce is required during the sweep. Therefore, the space
usage of Ms is bounded by 2
√
n and thus sublinear. Next we argue that
S = {anbx | n is a perfect square, x ∈ {a, b}∗}
is not regular. The right quotient S/b{a, b}∗ = {an | n is a perfect square} is
a well-known non-regular language (Exercise 4.1.2(a) in [HU79]). This quotient
would be regular if S was, as follows from the closure of the regular languages
under quotient (Theorem 9.13 from [HU69]).
3 A Nondeterminsitic Counting Technique
In the present section we adopt the standard definition of acceptance by final
state and empty storage.
Lemma 1 There is a nondeterministic real-time Turing machine Mc (counter)
with the following properties:
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1. Mc writes down a guess of n in binary on a designated work tape before
having read n/2 symbols of an input of length n.
2. Mc enters a special state at the end of its computation if and only if the
guessed value was correct.
3. Mc uses O(log n) space in every computation.
Proof. MachineMc executes several processes in parallel making use of multiple
tapes and the cross product of states of Turing machines implementing these
processes. The work tapes will be referenced by the following names:
• CURRENT: Tape contents of a single-tape Turing machine Md defined
below representing the number of input symbols processed by Mc.
• FINAL: Guess of the configurationMd reaches whenMc has read its entire
input.
• WORK: Copy of the guessed configuration.
• LENGTH: Stores input length computed from guessed configuration on
WORK.
• DIFF: Unary counter keeping track of the number of differences between
CURRENT and FINAL.
One process using tape CURRENT is the simulation of the deterministic single-
tape machine Md (no input tape) that maintains a binary counter:
δ(q0,#) = (q1, L,#)
δ(q0, 0) = (q0, R, 0)
δ(q0, 1) = (q0, R, 1)
δ(q1,#) = (q0, R, 1)
δ(q1, 0) = (q0, R, 1)
δ(q1, 1) = (q1, L, 0)
State q1 propagates a carry and q0 moves the head back to the least significant
digit. The simulation is carried out on tape CURRENT by Mc. Notice that
Md has no halt state, since we are only interested in its configuration when the
input of Mc has been read completely. This configuration includes the head
position and the internal state of Md and we extend the alphabet {#, 0, 1} of
Md with symbols {#, 0, 1} × {0, 1}, where the second component represents
state and head position of Md. Whenever Md writes a digit on a new tape
cell (except for the two most significant ones), Mc guesses a symbol α from
the extended alphabet of Md and writes α onto tapes FINAL and WORK, on
which the tape heads move in parallel withMd’s head. The unary counter DIFF
is increased when α differs from the corresponding symbol on CURRENT. On
tapes CURRENT, FINAL and WORK identical head movements are carried out
and each time the scanned symbols become equal or different by the simuklation
of Md, the unary counter DIFF is adjusted accordingly.
If the two most significant digits are touched by Md (which it has to guess),
a new phase of processing starts. While FINAL is treated in the same way
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as in the first phase, Md remembers a guess of the most significant digit it
its finite control and writes this digit onto WORK (it cannot be written onto
FINAL because Mc necessarily moves its head to the right after the carry has
been propagated and FINAL still executes identical head movements). Next
Mc continues the simulation of Md starting from the configuration on WORK
until its head is located on the blank to the right of the least significant digit on
WORK. The number of steps executed is counted in binary on tape LENGTH.
Now the number on LENGTH is subtracted from the number on WORK and all
proper prefixes of the binary number onWORK are added to the number on tape
LENGTH. Finally this number is doubled (which simply means a concatenation
of 0).
We claim that LENGTH stores the binary encoding of the number of steps
that Md executes until reaching the configuration stored on FINAL. For config-
urations with Md’s head to the right of the least significant digit this is easily
checked, since a prefix increases by one for every carry propagation. This in-
volves two crossings of the right border of the prefix. We subtracted the number
of steps until such a configuration is reached, which adjusts the count.
In parallel the simulatioon of Md continues and Mc enters the designated
state if DIFF stores 0.
The configuration stored on CURRENT includes a binary counter that in-
creases at most once per input symbol. This shows an O(log n) space bound for
CURRENT and the other tapes that depend on CURRENT. ✷
For a binary word w ∈ 1{0, 1}∗ define a padded string pad(w) as follows:
pad(1) = a
pad(w′0) = pad(w′)2
pad(w′1) = pad(w′)2a
We generalize padding to a language L by pad(L) = {pad(w) | w ∈ L}.
Theorem 1 Let L ⊆ 1{0, 1}∗. If L ∈ NTIME(2n) then pad(L) is accepted by
a nondeterministic real-time Turing machine.
Proof. By assumption there is a nondeterministic Turing machine M accepting
L in time 2n. Given an input of the form ak, a simulator first uses the technique
from Lemma 1 for guessing k in binary. Then its starts a simulation of M on
this binary string with a speed up in order to compensate the time needed for
guessing k. If M accepts and the guess was correct, the input ak is accepted. ✷
We can conclude from the previuos theorem that the conjecture from [BG70]
that
{ap | p is prime}
cannot be accepted in real-time is wrong. By Pratt’s result [Pra75] the primes
in binary notation are in NP and therefore clearly accepted in time 2n.
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